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Fabrication and Electrical Characterization
of MONOS Memory with Novel High-x
Gate Stack
L. Liu, J. P. xe', c. L. Chan, P. T. Lai*
Abstract - A novel high-K gate stack structure
with HfON/Si02 as dual tunneling layer (DTL), AIN
as charge storage layer (CSL) and HfAIO as blocking
layer (BL) is proposed to prepare the charge-
trapping type of MONOS non-volatile memory device
by employing in-situ sputtering method. The memory
window, program/erase and retention properties are
investigated and compared with similar gate stack
structure with ShNJSi02 as DTL, Hf02 as CSL and
Ah03 as BL. Results show a large memory window of
3.55 V at PIE voltage of +8 V/-I5 V, high
program/erase speed and good retention
characteristic can be achieved using the novel Au!
HfAIO/AIN/(HfON/Si02)/Si gate stack structure. The
main mechanisms lie in the enhanced electron
injection through the high-x HfON/Si02 DTL, high
trapping efficiency of the high-K AIN material and
effective blocking role of the high-K HfAIO BL.
Keywords: MONOS memory, high-x gate stack, charge
storage layer, tunneling layer, blocking layer
I. INTRODUCTION
The challenges for non -volatile memory devices are
to achieve fast program/erase (PIE) speed at low
operating voltage, large memory window and good
10-year data retention simultaneously [1]. Because of the
advantages in scaling, simple fabrication process and
robustness against defect-related leakage, metal-oxide
-nitride-oxide-silicon (MONOS) memory devices
become attractive candidates [2]. Extensive researches
have been performed in recent years, involving the use of
high-x Hf02 [2-3] or AIN [1], [4-5] as charge storage
layer (CSL), the use of Si3N4/Si02 [2] or Zr02/Si02 [6]
as dual tunneling layer (DTL) to enhance the tunneling
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current, the use of Ah03 as the blocking layer (BL)
instead of Si02 [7-8] and the use of high-work-function
metal gate [9-10] for suppressing electron injection from
gate electrode. However, less work concentrated on
combining the advantages of high-x BL and CSL with
the dual high-KlSi02band-engineered tunneling layer. In
this paper, we report a novel high-x gate stack structure
Au!HfAIO/AlN/(HfON/Si02)/Si for MONOS
memory application which combines a new DTL of
HfON/Si02 with the high-x HfAlO BL and AIN CSL to
comprehensively improve the performances of the
devices. The electrical characteristics of this novel
device are evaluated through comparison with the similar
high-x gate stack structure of Au!Ah03/Hf02/
(ShNJSi02)/Si. Experimental results indicate that large
memory window, fast program/erase speed at low
operation voltage and good retention property can be
obtained using this novel high-x gate stack structure.
Gate electrode (Au)
Blocking layer (HfAIO)
Charge storage layer (AlN)
Tunneling layer (HfON/Si02)
P-Si
Fig. 1 Schematic cross-section ofproposed gate stack .
II. DEVICE FABRICATION
Fig. 1 is the schematic cross-section of gate stack of
MONOS memory device . To improve the PIE
characteristics of MONOS flash memory device, a new
high-x stack gate dielectric structure of Au!HfAIO/AlN/
(HfON/Si02)/Si is proposed, with HfON/Si02 as double
tunneling layer, AlN as charge-storage layer and HfAlO
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as block layer, as shown in Table I. These high-x
dielectrics were consecutively deposited in-situ by
reactive sputtering (or co-sputtering) method using
Denton Vacuum Discovery Deposition System at room
temperature. First, a 3-nm thick Si02 was thermally
grown in dry O2 at 900°C on p-type Si substrate with a
resistivity of 5-10 Oem. Then, a nominal 6-nm HfON
was deposited by reactive sputtering of Hf in an Ar/N2
(24:6) ambient, followed by the deposition of a nominal
12-nm AIN by reactive sputtering of Al in an Ar/N2
(24:6) ambient, followed by the deposition of a nominal
10-nm HfAIO by reactive co-sputtering of Hf02 and AI
in Ar ambient (24 seem). A post-deposition annealing
(PDA) was carried out in N2 at 700°C for 60 s to
improve the dielectric quality. For obtaining
densification and high-quality tunneling layer and
especially blocking layer, their deposition rates were set
at low values of 0.125 nm/min and 0.1 nmlmin
respectively. On the contrary, the charge-storage layer
was deposited at a higher rate of 2 nmlmin so that more
deep-level traps can be formed during deposition. For
comparison, a normal high-x gate dielectric stack of
Au/AI203/Hf02/(ShNJSi02)/Si (as control sample) was
prepared using the same deposition procedure, with a
nominal6-nm ShN4 RF-deposited using ShN4 target at a
rate of 0.1 nm/min in Ar (24 seem), a nominal 12-nm
Hf02 RF-deposited using Hf02 target at a rate of 0.17
nm/min in Ar (24 seem) and a nominal 10-nm Al203
RF-sputtered using Al target at a rate of 0.084 nm/min in
Ar/02 (24/6) ambient. For avoiding the crystallization of
Hf02, the PDA was performed at 500°C for 120 s in N2•
Finally, the high-work-function Au was evaporated and
patterned as gate electrode and then AI was evaporated
as back electrode, followed by forming-gas annealing
which was completed in H2/N2 (5% H2) for 20 min at
400°C.
For evaluating the memory window and
programming/erasing characteristics, high-frequency
(I-MHz) C-V curves were measured using HP4284A
precision LCR meter, and the programming/erasing
voltages were applied by HP4156A precision
semiconductor parameter analyzer. The flat-band voltage
was extracted from the measured C-V curves by
assuming CplCox = 0.5 (Cjb and Cox are the flat-band and
oxide (or accumulation) capacitances respectively).
Table I
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HIGH-KGATE DIELECTRIC STACK STRUCTURE
New device Control device
Gate Au
Blocking layer HfAIO(10 nm) Al203 (10 nm)
Charge-storage layer AIN (12nm) Hf02 (12 nm)
HfON (6nm) ShN4 (6 nm)
Dual tunneling layer Si02 (3 nm) Si02 (3 nm)
III. RESULTS AND DISCUSSION
A. Memory window andprogram-erase performance
The memory window is determined from shift of the
flat-band voltage which is extracted from the measured
C-V curves under different PIE voltages. As can be seen
from Fig. 2, the memory window of the novel device at
PIE voltages of+ 8 V/- 10 V, + 8 V/- 12 V, + 8 V/- 15 V
is 2.35 V, 3.15 V and 3.55 V, respectively, and it
becomes 0.35 V, 0.75 V and 1.35 V under the same PIE
voltages for the control device. The larger memory
window even at low program voltage for the novel
device than the control device should be ascribed to the
high trapping capability of high-x AIN charge-storage
layer [4] and suitable double tunneling layer structure.
The program/erase performances are evaluated in
terms of the flatband-voltage change (~Vtb) by applying
a PIE voltage of +/- 10 V or 15 V for 100 us, As shown
in Table II, larger ~Vtb is obtained for the novel device
than the control device under both the same program
voltage and the same erase voltage, indicating higher
program and erase speeds for the former than the latter.
Since the PIE mechanisms are controlled by FN
tunneling, the faster programming is due to the higher K
value of HfON than ShN4, which results in higher
electric field in Si02 and thus enhanced carrier injection
from the substrate to the charge-storage layer, and on the
other hand, it probably means a smaller L1Ec of HfON-Si
than ShN4-Si. The high erase speed is attributed to the
effective blocking role of the high-x HfAIO blocking
layer, which reduces the electron injection from the gate
into the AIN charge storage layer during erasing, and
small equivalent oxide thickness of the HfON/Si02
double tunneling layer, which enhances the hole
injection from the substrate.
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measured after programming or erasing at +15 V or -IS
V for 1 ms. The retention characteristic is evaluated by
measuring the C-V curves after removing the program or
erase voltage for 1 - 10000 s. Obviously, a small Vfb
variation is observed for the novel device with an initial
memory window of 3.35 V, which gives an extrapolated
10-year memory window of 2.1 V. The good retention
characteristics are due to the strong AI-N bonds related
to better trapping capability [5] and deeper trap levels.
Also, the suitable high-x HfAIO blocking layer and
HtDN tunneling layer, which have reasonable barrier
height when contacting with AIN respectively, are
responsible for the good retention.
TllI e l!i)
(b)
Fig. 2 C-V curve of the novel device (a) and control
device (b) at different PIE voltages for 1 ms.
TABLE 11
CHANGE OF Vfb AFTER PIE OPERAnON
FOR 100 us
Program Erase
+ 10V + 15 V -IOV - 15 V
Novel device
+ 0.9 + 1.35 - 1.05 - 1.4
D. Vfbl V
Control device
+0.4 + 0.7 - 0.5 - 1.05
D. Vfbl V
B. Program-erase retention characteristics
Long retention after programming or erasing is
important for non-volatile memory devices . Presented in
Fig. 3 is the retention characteristic of +Vfb and -Vfb
extracted from the C-V curves of the two devices
Fig. 3 Comparison of retention property for the two
devices after programming or erasing at +15 Vor -15 V
for 1 ms.
IV. CONCLUSION
A novel high-x gate stack structure of Au!HfAIOI
AIN/(HtDN/Si02)/Si for non-volatile MONOS memory
device application is fabricated by in-situ sputtering.
Comparing with the Au!Ah03/HtD2/(ShNJSi02)/Si gate
stack structure, the novel device exhibits a large memory
window of3.55 Vat a PIE voltage of+8 VI-IS V, high
program/erase speed and good retention characteristic
with an extrapolated IO-year memory window of 2.1 V.
The large memory window is related to the effective AIN
charge storage layer with more deep-level traps . High
PIE speed is attributed to the suitable HtDN tunneling
layer with higher k value and small conduction-band
offset, and effective blocking role of the HfAIO blocking
layer. Good retention property lies in the reasonable
barrier-height match between the AIN charge-storage
layer, HfAIO blocking layer and HtDN tunneling layer .
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Therefore, the Au/HfAIO/AIN/(HfON/Si02)/Si gate
stack structure is a promising candidate for making
high-performance non- volatile MONOS flash memory
devices.
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